Split-level
Charge Recovery Logic.
CMOS design technique in which
computational reversibility is
preserved, thus drastically decreasing
power consumption.
Charge is preserved via external
inductors.
I'll add more to this WU as I learn more about the topic...